



FIG. 1





- * IN THIS EXAMPLE, INPUT VIDEO DATA HAS 24 BITS (EACH OF R, G, AND B HAS 8 BITS)
- * INVERSION SIGNAL (S0) IS INVERSION SIGNAL FOR ODD BIT, AND INVERSION SIGNAL (S1) IS INVERSION SIGNAL FOR EVEN BIT.
- * POINTS (a) TO (f) ARE OBSERVATION POINT OF TIMING CHART OF FIG.2.
- * EACH F/F HAS CLOCK AND RESET TERMINAL

FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 8
 PRIOR ART




FIG. 9





FIG. 10

DATA SENT JUST BEFORE DATA THAT IS TO BE SENT
 101100011010101100100011 → 01011010110101101101010101



* SIX DATA BUSES OUT OF 24 ARE SWITCHED.

FIG. 11




FIG. 12

